

Register Allocation, ii

Liveness analysis & Graph coloring & their interplay

Liveness analysis

Fixed point computation:

- Define which variables are set and which are used, for each instruction: **kill** & **gen** functions
- Specify how nearby instructions transmit live values around the program: **in** & **out** functions
- Iterate until nothing changes

kill, gen : i → register set

$\text{kill}(s) = \{\text{all assigned registers in stm } s\}$

$\text{gen}(s) = \{\text{all referenced registers in stm } s\}$

Gen & Kill

	gen	kill
1: :f	()	()
2: (x2 <- eax)	(eax)	(x2)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(x2)	(dx2)
5: (dx2 *= 2)	(dx2)	(dx2)
6: (tx <- eax)	(eax)	(tx)
7: (tx *= 3)	(tx)	(tx)
8: (eax <- dx2)	(dx2)	(eax)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax)	(eax)
11: (return)	(eax)	()

in, out : Nat → register set

$$\text{in}(n) = \text{gen}(n\text{-th-inst}) \cup (\text{out}(n) - \text{kill}(n\text{-th-inst}))$$

$$\text{out}(n) = \bigcup \{\text{in}(m) \mid m \in \text{succ}(n)\}$$

Nat input is the number of an instruction in a function

Intuition behind the definitions: if $x \in \text{in}(n)$ then we know that x is live between instructions $n-1$ and n .

Similarly, if $x \in \text{out}(n)$ then we know that x is live between instructions n and $n+1$.

in, out : Nat → register set

$$\text{in}(n) = \text{gen}(n\text{-th-inst}) \cup (\text{out}(n) - \text{kill}(n\text{-th-inst}))$$

$$\text{out}(n) = \bigcup \{\text{in}(m) \mid m \in \text{succ}(n)\}$$

One possible solution: every variable is in **in(n)** and in **out(n)** for every n.

But that isn't super helpful... since we want to know what values don't need to be in registers at each point.

in, out : Nat → register set

$$\text{in}(n) = \text{gen}(n\text{-th-inst}) \cup (\text{out}(n) - \text{kill}(n\text{-th-inst}))$$

$$\text{out}(n) = \bigcup \{\text{in}(m) \mid m \in \text{succ}(n)\}$$

Instead, compute **in** and **out** by iterating the equations until we reach a fixed point. Starting out with the assumption that they map everything to the empty set. Then repeatedly apply the right hand sides until nothing changes.

That result will satisfy the definitions of **in** and **out** but will it be the smallest solution?

Liveness

	in	out
1: :f	()	()
2: (x2 <- eax)	()	()
3: (x2 *= x2)	()	()
4: (dx2 <- x2)	()	()
5: (dx2 *= 2)	()	()
6: (tx <- eax)	()	()
7: (tx *= 3)	()	()
8: (eax <- dx2)	()	()
9: (eax += tx)	()	()
10: (eax += 4)	()	()
11: (return)	()	()

Liveness

	in	out
1: :f	()	()
2: (x2 <- eax)	(eax)	()
3: (x2 *= x2)	(x2)	()
4: (dx2 <- x2)	(x2)	()
5: (dx2 *= 2)	(dx2)	()
6: (tx <- eax)	(eax)	()
7: (tx *= 3)	(tx)	()
8: (eax <- dx2)	(dx2)	()
9: (eax += tx)	(eax tx)	()
10: (eax += 4)	(eax)	()
11: (return)	(eax)	()

Liveness

	in	out
1: :f	()	(eax)
2: (x2 <- eax)	(eax)	(x2)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(x2)	(dx2)
5: (dx2 *= 2)	(dx2)	(eax)
6: (tx <- eax)	(eax)	(tx)
7: (tx *= 3)	(tx)	(dx2)
8: (eax <- dx2)	(dx2)	(eax tx)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax)	(eax)
11: (return)	(eax)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(x2)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(x2)	(dx2)
5: (dx2 *= 2)	(dx2 eax)	(eax)
6: (tx <- eax)	(eax)	(tx)
7: (tx *= 3)	(dx2 tx)	(dx2)
8: (eax <- dx2)	(dx2 tx)	(eax tx)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax)	(eax)
11: (return)	(eax)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(eax)
6: (tx <- eax)	(eax)	(dx2 tx)
7: (tx *= 3)	(dx2 tx)	(dx2 tx)
8: (eax <- dx2)	(dx2 tx)	(eax tx)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax)	(eax)
11: (return)	(eax)	()

Liveness

	in	out
1: :f	(eax)	(eax)
2: (x2 <- eax)	(eax)	(x2)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(eax)
6: (tx <- eax)	(dx2 eax)	(dx2 tx)
7: (tx *= 3)	(dx2 tx)	(dx2 tx)
8: (eax <- dx2)	(dx2 tx)	(eax tx)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax)	(eax)
11: (return)	(eax)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax)
6: (tx <- eax)	(dx2 eax)	(dx2 tx)
7: (tx *= 3)	(dx2 tx)	(dx2 tx)
8: (eax <- dx2)	(dx2 tx)	(eax tx)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax)	(eax)
11: (return)	(eax)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(x2)
4: (dx2 <- x2)	(eax x2)	(eax x2)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax)
6: (tx <- eax)	(dx2 eax)	(dx2 eax)
7: (tx *= 3)	(dx2 tx)	(dx2 tx)
8: (eax <- dx2)	(dx2 tx)	(dx2 tx)
9: (eax += tx)	(eax tx)	(eax tx)
10: (eax += 4)	(eax tx)	(eax)
11: (return)	(eax)	()

Liveness

	in	out
1: :f	(eax)	(eax)
2: (x2 <- eax)	(eax)	(eax x2)
3: (x2 *= x2)	(eax x2)	(eax x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax)
6: (tx <- eax)	(dx2 eax)	(dx2 tx)
7: (tx *= 3)	(dx2 tx)	(dx2 tx)
8: (eax <- dx2)	(dx2 tx)	(eax tx)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax)	(eax)
11: (return)	(eax)	()

Graph coloring

Reduce register allocation to the *graph coloring* problem

- Nodes represent variables
- Edges connect nodes that cannot share a register
- Colors represent registers

If we can color the graph (where no adjacent nodes share a color) in N colors, then we can compile this program to use N registers

Graph coloring

Build interference graph from the liveness information

- For each instruction:
 - Two variables live at the same time interfere with each other
 - Killed variables interfere with variables in the outset
 - Except that the variables x and y do not interfere if the instruction was $(\text{x} \leftarrow \text{y})$
- All real registers interfere with each other

Graph coloring

What counts as live “at the same time”?

- We could say that two variables are live at the same time if they appear in either the ‘in’ or the ‘out’ set together for any instruction
- But, not counting instructions that have no predecessors, every variable pair that is in an ‘in’ set, is also in an ‘out’ set
- Also, the only instruction that has no predecessor that actually gets run is the first one


So, live at the same time means appearing together in an ‘out’ set, or appearing together in the first instruction’s ‘in’ set

Liveness \Rightarrow Interference graph

```
:f
(x2 <- eax)
(x2 *= x2)
(dx2 <- x2)
(dx2 *= 2)
(tx <- eax)
(tx *= 3)
(eax <- dx2)
(eax += tx)
(eax += 4)
(return)
```

dx2 tx x2 eax

dx2 tx x2 eax



Check yourself


For each pair of x^2 , $2x^2$, $3x$, and eax :


- do they interfere?;
- should they?


Graph coloring


Algorithm:


- Repeatedly select a node and remove it from the graph, putting it onto a stack
- When the graph is empty, rebuild it, putting a new color on each node as it comes back into the graph, making sure no adjacent nodes have the same color
- If there are not enough colors, the algorithm fails (spilling comes in here)
- Make sure real registers come out of the graph last so they get the first 6 colors
















































































Graph coloring algorithm

Some of the finer details of the graph coloring algorithm

- If possible, prefer to pull out nodes that have 5 or fewer edges at each stage
- When inserting & coloring nodes, always use the “smallest” color possible (according to any ordering on the colors you want). That is, imagine an ordering on the registers (say, alphabetical) and use the color of the first register in that order that works
- Ignore **ebp** and **esp** registers when building graph

Caller and callee save registers

Uhoh: the result of coloring the example graph is wrong, since we didn't account for the callee save registers! For example, `tx` clobbers `esi`, breaking the calling convention.

Gen/Kill overview

caller save ecx edx eax ebx

args eax ecx edx

callee save esi edi

result eax

x86 caller save eax ecx edx

	gen	kill
(call u)	u args	caller save result
(tail-call u)	u args callee save	
(return)	result callee save	
(eax <- (print t))	t	x86 caller save

Call may kill caller save regs

	gen	kill
(call u)	u args	caller save result
(tail-call u)	u args	callee save
(return)	result	callee save
(eax <- (print t))	t	x86 caller save

(a <- 2)
(eax <- 1)
(call :f)
(a *= a)

Since the caller is responsible for saving the caller save registers, e.g., **ecx** then **:f** is free to clobber it. Thus we must be sure not to use **ecx** for **a**.

Return gens result

	gen	kill
(call u)	u args	caller save result
(tail-call u)	u args	callee save
(return)	result	callee save
(eax <- (print t))	t	x86 caller save

```
(eax <- 1)
(a <- edx)
(a *= a)
((mem b 4) <- a)
(return)
```

Must make sure that **a** is not allocated into the result register **eax**. With a reference (aka gen) at the **return** then the live range spans the assignment to **a** and thus **a** won't go into **eax**

Ensure callee saves are saved

	gen	kill
(call u)	u args	caller save result
(tail-call u)	u args	callee save
(return)	result	callee save
(eax <- (print t))	t	x86 caller save

```
(eax <- 1)
(a <- edx)
(a *= a)
((mem b 4) <- a)
(return)
```

Enforces the calling convention; specifically that the callee save registers are actually saved. In the code on the left, **a** must not be in **esi**

Call kills return

	gen	kill
(call u)	u args	caller save result
(tail-call u)	u args	callee save
(return)	result	callee save
(eax <- (print t))	t	x86 caller save

(a <- 1)
(call :f)
(b <- a)

If we put **a** into **eax** then the call to **:f** would clobber it to save the return value, so we must avoid that by treating the **call** as a kill to the return register, **eax**
(Yep, this is the second reason to do this; other calling conventions may not have both reasons tho)

Call/tail-call gen arguments

	gen	kill
(call u)	u args	caller save result
(tail-call u)	u args	callee save
(return)	result	callee save
(eax <- (print t))	t	x86 caller save

(ecx <- 1)

If we put a into **ecx** then the

(a <- 2)

call to :f would get the

(call :f)

wrong arguments. Avoid this

by making **call** and

tail-call refer to (i.e.,

gen) the argument registers.

(Probably your compiler won't generate code like this, but spilling could put you into this kind of situation.)

Runtime system calls

	gen	kill
(call u)	u args	caller save result
(tail-call u)	u args	callee save
(return)	result	callee save
(eax <- (print t))	t	x86 caller save

```
(a <- 1)
(eax <- (print 3))
(b += a)
```

If we put **a** into **ecx** then the increment of **b** would add the wrong amount in the case that the C compiler generated code for **print** that wrote there. And generating such code would be fine, according to the x86 calling convention.

Avoid this by making calls into the runtime system mutate (i.e., kill) the x86 caller save registers for each call to the runtime system.

Constrained arithmetic operators

The (**cx <- s cmp s**) instruction in LI is limited to only 4 possible destinations.

The (**x sop= sx**) instruction in LI is limited to only shifting by the value of **ecx** (or by a constant in the other form).

Constrained arithmetic operators

Add interference edges to disallow the illegal registers when building the interference graph, before starting the coloring.

E.g., if you have this instruction (**a** <- **y** < **x**) then add edges between **a** and the registers **edi** and **esi**, ensuring **a** ends up in **eax**, **ecx**, **edx**, **ebx**, or spilled.

Do over

Lets redo the coloring, now with the callee and caller save register information in the graph

Gen & Kill

	gen	kill
1: :f	()	()
2: (x2 <- eax)	(eax)	(x2)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(x2)	(dx2)
5: (dx2 *= 2)	(dx2)	(dx2)
6: (tx <- eax)	(eax)	(tx)
7: (tx *= 3)	(tx)	(tx)
8: (eax <- dx2)	(dx2)	(eax)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax)	(eax)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	()	()
2: (x2 <- eax)	()	()
3: (x2 *= x2)	()	()
4: (dx2 <- x2)	()	()
5: (dx2 *= 2)	()	()
6: (tx <- eax)	()	()
7: (tx *= 3)	()	()
8: (eax <- dx2)	()	()
9: (eax += tx)	()	()
10: (eax += 4)	()	()
11: (return)	()	()

Liveness

	in	out
1: :f	()	()
2: (x2 <- eax)	(eax)	()
3: (x2 *= x2)	(x2)	()
4: (dx2 <- x2)	(x2)	()
5: (dx2 *= 2)	(dx2)	()
6: (tx <- eax)	(eax)	()
7: (tx *= 3)	(tx)	()
8: (eax <- dx2)	(dx2)	()
9: (eax += tx)	(eax tx)	()
10: (eax += 4)	(eax)	()
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	()	(eax)
2: (x2 <- eax)	(eax)	(x2)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(x2)	(dx2)
5: (dx2 *= 2)	(dx2)	(eax)
6: (tx <- eax)	(eax)	(tx)
7: (tx *= 3)	(tx)	(dx2)
8: (eax <- dx2)	(dx2)	(eax tx)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	(eax)
2: (x2 <- eax)	(eax)	(x2)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(x2)	(dx2)
5: (dx2 *= 2)	(dx2 eax)	(eax)
6: (tx <- eax)	(eax)	(tx)
7: (tx *= 3)	(dx2 tx)	(dx2)
8: (eax <- dx2)	(dx2 tx)	(eax tx)
9: (eax += tx)	(eax tx)	(eax)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(x2)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(eax)
6: (tx <- eax)	(eax)	(dx2 tx)
7: (tx *= 3)	(dx2 tx)	(dx2 tx)
8: (eax <- dx2)	(dx2 tx)	(eax tx)
9: (eax += tx)	(eax tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(x2)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(eax)
6: (tx <- eax)	(dx2 eax)	(dx2 tx)
7: (tx *= 3)	(dx2 tx)	(dx2 tx)
8: (eax <- dx2)	(dx2 tx)	(eax tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(x2)	(x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax)
6: (tx <- eax)	(dx2 eax)	(dx2 tx)
7: (tx *= 3)	(dx2 tx)	(dx2 tx)
8: (eax <- dx2)	(dx2 tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(x2)
4: (dx2 <- x2)	(eax x2)	(eax x2)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax)
6: (tx <- eax)	(dx2 eax)	(dx2 eax)
7: (tx *= 3)	(dx2 tx)	(dx2 tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(dx2 tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(eax x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax)
6: (tx <- eax)	(dx2 eax)	(dx2 tx)
7: (tx *= 3)	(dx2 tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(eax x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax)
6: (tx <- eax)	(dx2 eax)	(dx2 tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(eax x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax)
6: (tx <- eax)	(dx2 eax)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(eax x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax)
6: (tx <- eax)	(dx2 eax edi esi)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(eax x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(eax x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax)
5: (dx2 *= 2)	(dx2 eax edi esi)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(eax x2)
4: (dx2 <- x2)	(eax x2)	(dx2 eax edi esi)
5: (dx2 *= 2)	(dx2 eax edi esi)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(eax x2)
4: (dx2 <- x2)	(eax edi esi x2)	(dx2 eax edi esi)
5: (dx2 *= 2)	(dx2 eax edi esi)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax x2)	(eax edi esi x2)
4: (dx2 <- x2)	(eax edi esi x2)	(dx2 eax edi esi)
5: (dx2 *= 2)	(dx2 eax edi esi)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax edi esi x2)	(eax edi esi x2)
4: (dx2 <- x2)	(eax edi esi x2)	(dx2 eax edi esi)
5: (dx2 *= 2)	(dx2 eax edi esi)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax)	(eax)
3: (x2 *= x2)	(eax edi esi x2)	(eax edi esi x2)
4: (dx2 <- x2)	(eax edi esi x2)	(dx2 eax edi esi)
5: (dx2 *= 2)	(dx2 eax edi esi)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

	in	out
1: :f	(eax)	
2: (x2 <- eax)	(eax edi esi)	(eax)
3: (x2 *= x2)	(eax edi esi x2)	(eax edi esi x2)
4: (dx2 <- x2)	(eax edi esi x2)	(dx2 eax edi esi)
5: (dx2 *= 2)	(dx2 eax edi esi)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)	(dx2 edi esi tx)
7: (tx *= 3)	(dx2 edi esi tx)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)	(eax edi esi tx)
9: (eax += tx)	(eax edi esi tx)	(eax edi esi)
10: (eax += 4)	(eax edi esi)	(eax edi esi)
11: (return)	(eax edi esi)	()

Liveness

in

1: :f	(eax)
2: (x2 <- eax)	(eax edi esi)
3: (x2 *= x2)	(eax edi esi x2)
4: (dx2 <- x2)	(eax edi esi x2)
5: (dx2 *= 2)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)
7: (tx *= 3)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)
9: (eax += tx)	(eax edi esi tx)
10: (eax += 4)	(eax edi esi)
11: (return)	(eax edi esi)

out

(eax edi esi)
(eax edi esi x2)
(eax edi esi x2)
(dx2 eax edi esi)
(dx2 eax edi esi)
(dx2 edi esi tx)
(dx2 edi esi tx)
(eax edi esi tx)
(eax edi esi)
(eax edi esi)
()


Liveness


in


1: :f	(eax edi esi)
2: (x2 <- eax)	(eax edi esi)
3: (x2 *= x2)	(eax edi esi x2)
4: (dx2 <- x2)	(eax edi esi x2)
5: (dx2 *= 2)	(dx2 eax edi esi)
6: (tx <- eax)	(dx2 eax edi esi)
7: (tx *= 3)	(dx2 edi esi tx)
8: (eax <- dx2)	(dx2 edi esi tx)
9: (eax += tx)	(eax edi esi tx)
10: (eax += 4)	(eax edi esi)
11: (return)	(eax edi esi)


out


(eax edi esi)
(eax edi esi x2)
(eax edi esi x2)
(dx2 eax edi esi)
(dx2 eax edi esi)
(dx2 edi esi tx)
(dx2 edi esi tx)
(eax edi esi tx)
(eax edi esi)
(eax edi esi)
()





























An impossible to register-allocate program

```
:imp
(eax <- 7)
(ebx <- 7)
(ecx <- 7)
(edx <- 7)
(edi <- 7)
(esi <- 7)
(x <- eax)
(x += ebx)
(x += ebx)
(x += ecx)
(x += edx)
(x += edi)
(x += esi)
(x += eax)
```

Liveness

	in	out
1: :imp	0	0
2: (eax <- 7)	0	0
3: (ebx <- 7)	0	0
4: (ecx <- 7)	0	0
5: (edx <- 7)	0	0
6: (edi <- 7)	0	0
7: (esi <- 7)	0	0
8: (x <- eax)	0	0
9: (x += ebx)	0	0
10: (x += ebx)	0	0
11: (x += ecx)	0	0
12: (x += edx)	0	0
13: (x += edi)	0	0
14: (x += esi)	0	0
15: (x += eax)	0	0

Liveness

	in	out
1: :imp	(eax <- 7)	0
2: (eax <- 7)	(ebx <- 7)	0
3: (ebx <- 7)	(ecx <- 7)	0
4: (ecx <- 7)	(edx <- 7)	0
5: (edx <- 7)	(edi <- 7)	0
6: (edi <- 7)	(esi <- 7)	0
7: (esi <- 7)	(x <- eax)	0
8: (x <- eax)	(x += ebx)	0
9: (x += ebx)	(x += ecx)	0
10: (x += ecx)	(x += edx)	0
11: (x += edx)	(x += edi)	0
12: (x += edi)	(x += esi)	0
13: (x += esi)	(x += eax)	0
14: (x += eax)		0
15: (x += eax)		0

Liveness

	in	out
1: :imp	()
2: (eax <- 7)	()
3: (ebx <- 7)	()
4: (ecx <- 7)	()
5: (edx <- 7)	()
6: (edi <- 7)	()
7: (esi <- 7)	((eax)
8: (x <- eax)	(eax)	(ebx x)
9: (x += ebx)	(ebx x)	(ebx x)
10: (x += ebx)	(ebx x)	(ecx x)
11: (x += ecx)	(ecx x)	(edx x)
12: (x += edx)	(edx x)	(edi x)
13: (x += edi)	(edi x)	(esi x)
14: (x += esi)	(esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

	in	out
1: :imp	()
2: (eax <- 7)	()
3: (ebx <- 7)	()
4: (ecx <- 7)	()
5: (edx <- 7)	()
6: (edi <- 7)	()
7: (esi <- 7)	(eax)	(eax)
8: (x <- eax)	(eax ebx)	(ebx x)
9: (x += ebx)	(ebx x)	(ebx x)
10: (x += ebx)	(ebx ecx x)	(ecx x)
11: (x += ecx)	(ecx edx x)	(edx x)
12: (x += edx)	(edi edx x)	(edi x)
13: (x += edi)	(edi esi x)	(esi x)
14: (x += esi)	(eax esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

	in	out
1: :imp	()
2: (eax <- 7)	()
3: (ebx <- 7)	()
4: (ecx <- 7)	()
5: (edx <- 7)	()
6: (edi <- 7)	((eax)
7: (esi <- 7)	(eax)	(eax ebx)
8: (x <- eax)	(eax ebx)	(ebx x)
9: (x += ebx)	(ebx x)	(ebx ecx x)
10: (x += ebx)	(ebx ecx x)	(ecx edx x)
11: (x += ecx)	(ecx edx x)	(edi edx x)
12: (x += edx)	(edi edx x)	(edi esi x)
13: (x += edi)	(edi esi x)	(eax esi x)
14: (x += esi)	(eax esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

	in	out
1: :imp	()
2: (eax <- 7)	()
3: (ebx <- 7)	()
4: (ecx <- 7)	()
5: (edx <- 7)	()
6: (edi <- 7)	(eax)	(eax)
7: (esi <- 7)	(eax ebx)	(eax ebx)
8: (x <- eax)	(eax ebx)	(ebx x)
9: (x += ebx)	(ebx ecx x)	(ebx ecx x)
10: (x += ebx)	(ebx ecx edx x)	(ecx edx x)
11: (x += ecx)	(ecx edi edx x)	(edi edx x)
12: (x += edx)	(edi edx esi x)	(edi esi x)
13: (x += edi)	(eax edi esi x)	(eax esi x)
14: (x += esi)	(eax esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

	in	out
1: :imp	()
2: (eax <- 7)	()
3: (ebx <- 7)	()
4: (ecx <- 7)	()
5: (edx <- 7)	((eax)
6: (edi <- 7)	(eax)	(eax ebx)
7: (esi <- 7)	(eax ebx)	(eax ebx)
8: (x <- eax)	(eax ebx)	(ebx ecx x)
9: (x += ebx)	(ebx ecx x)	(ebx ecx edx x)
10: (x += ebx)	(ebx ecx edx x)	(ecx edi edx x)
11: (x += ecx)	(ecx edi edx x)	(edi edx esi x)
12: (x += edx)	(edi edx esi x)	(eax edi esi x)
13: (x += edi)	(eax edi esi x)	(eax esi x)
14: (x += esi)	(eax esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

	in	out
1: :imp	()
2: (eax <- 7)	()
3: (ebx <- 7)	()
4: (ecx <- 7)	()
5: (edx <- 7)	(eax)	(eax)
6: (edi <- 7)	(eax ebx)	(eax ebx)
7: (esi <- 7)	(eax ebx)	(eax ebx)
8: (x <- eax)	(eax ebx ecx)	(ebx ecx x)
9: (x += ebx)	(ebx ecx edx x)	(ebx ecx edx x)
10: (x += ebx)	(ebx ecx edi edx x)	(ecx edi edx x)
11: (x += ecx)	(ecx edi edx esi x)	(edi edx esi x)
12: (x += edx)	(eax edi edx esi x)	(eax edi esi x)
13: (x += edi)	(eax edi esi x)	(eax esi x)
14: (x += esi)	(eax esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	()	(eax)
5: (edx <- 7)	(eax)	(eax ebx)
6: (edi <- 7)	(eax ebx)	(eax ebx)
7: (esi <- 7)	(eax ebx)	(eax ebx ecx)
8: (x <- eax)	(eax ebx ecx)	(ebx ecx edx x)
9: (x += ebx)	(ebx ecx edx x)	(ebx ecx edi edx x)
10: (x += ebx)	(ebx ecx edi edx x)	(ecx edi edx esi x)
11: (x += ecx)	(ecx edi edx esi x)	(eax edi edx esi x)
12: (x += edx)	(eax edi edx esi x)	(eax edi esi x)
13: (x += edi)	(eax edi esi x)	(eax esi x)
14: (x += esi)	(eax esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

	in	out
1: :imp	()
2: (eax <- 7)	()
3: (ebx <- 7)	()
4: (ecx <- 7)	(eax)	(eax)
5: (edx <- 7)	(eax ebx)	(eax ebx)
6: (edi <- 7)	(eax ebx)	(eax ebx)
7: (esi <- 7)	(eax ebx ecx)	(eax ebx ecx)
8: (x <- eax)	(eax ebx ecx edx)	(ebx ecx edx x)
9: (x += ebx)	(ebx ecx edi edx x)	(ebx ecx edi edx x)
10: (x += ebx)	(ebx ecx edi edx esi x)	(ecx edi edx esi x)
11: (x += ecx)	(eax ecx edi edx esi x)	(eax edi edx esi x)
12: (x += edx)	(eax edi edx esi x)	(eax edi esi x)
13: (x += edi)	(eax edi esi x)	(eax esi x)
14: (x += esi)	(eax esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

	in	out
1: :imp	()
2: (eax <- 7)	()
3: (ebx <- 7)	((eax)
4: (ecx <- 7)	(eax)	(eax ebx)
5: (edx <- 7)	(eax ebx)	(eax ebx)
6: (edi <- 7)	(eax ebx)	(eax ebx ecx)
7: (esi <- 7)	(eax ebx ecx)	(eax ebx ecx edx)
8: (x <- eax)	(eax ebx ecx edx)	(ebx ecx edi edx x)
9: (x += ebx)	(ebx ecx edi edx x)	(ebx ecx edi edx esi x)
10: (x += ebx)	(ebx ecx edi edx esi x)	(eax ecx edi edx esi x)
11: (x += ecx)	(eax ecx edi edx esi x)	(eax edi edx esi x)
12: (x += edx)	(eax edi edx esi x)	(eax edi esi x)
13: (x += edi)	(eax edi esi x)	(eax esi x)
14: (x += esi)	(eax esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	(eax)	(eax)
4: (ecx <- 7)	(eax ebx)	(eax ebx)
5: (edx <- 7)	(eax ebx)	(eax ebx)
6: (edi <- 7)	(eax ebx ecx)	(eax ebx ecx)
7: (esi <- 7)	(eax ebx ecx edx)	(eax ebx ecx edx)
8: (x <- eax)	(eax ebx ecx edi edx)	(ebx ecx edi edx x)
9: (x += ebx)	(ebx ecx edi edx esi x)	(ebx ecx edi edx esi x)
10: (x += ebx)	(eax ebx ecx edi edx esi x)	(eax ecx edi edx esi x)
11: (x += ecx)	(eax ecx edi edx esi x)	(eax edi edx esi x)
12: (x += edx)	(eax edi edx esi x)	(eax edi esi x)
13: (x += edi)	(eax edi esi x)	(eax esi x)
14: (x += esi)	(eax esi x)	(eax x)
15: (x += eax)	(eax x)	()

Liveness

in

```
1: :imp          ()  
2: (eax <- 7)  ()  
3: (ebx <- 7)  (eax)  
4: (ecx <- 7)  (eax ebx)  
5: (edx <- 7)  (eax ebx)  
6: (edi <- 7)  (eax ebx ecx)  
7: (esi <- 7)  (eax ebx ecx edx)  
8: (x <- eax)  (eax ebx ecx edi edx)  
9: (x += ebx)  (ebx ecx edi edx esi x)  
10: (x += ebx) (eax ebx ecx edi edx esi x)  
11: (x += ecx) (eax ecx edi edx esi x)  
12: (x += edx) (eax edi edx esi x)  
13: (x += edi) (eax edi esi x)  
14: (x += esi) (eax esi x)  
15: (x += eax) (eax x)
```

out

```
()  
(eax)  
(eax ebx)  
(eax ebx)  
(eax ebx ecx)  
(eax ebx ecx edx)  
(eax ebx ecx edi edx)  
(ebx ecx edi edx esi x)  
(eax ebx ecx edi edx esi x)  
(eax ecx edi edx esi x)  
(eax edi edx esi x)  
(eax edi esi x)  
(eax esi x)  
(eax x)  
()
```

Liveness

in

```
1: :imp          ()  
2: (eax <- 7)  ()  
3: (ebx <- 7)  (eax)  
4: (ecx <- 7)  (eax ebx)  
5: (edx <- 7)  (eax ebx ecx)  
6: (edi <- 7)  (eax ebx ecx edx)  
7: (esi <- 7)  (eax ebx ecx edi edx)  
8: (x <- eax)  (eax ebx ecx edi edx esi)  
9: (x += ebx)  (eax ebx ecx edi edx esi x)  
10: (x += ebx) (eax ebx ecx edi edx esi x)  
11: (x += ecx) (eax ecx edi edx esi x)  
12: (x += edx) (eax edi edx esi x)  
13: (x += edi) (eax edi esi x)  
14: (x += esi) (eax esi x)  
15: (x += eax) (eax x)
```

out

```
()  
(eax)  
(eax ebx)  
(eax ebx)  
(eax ebx ecx)  
(eax ebx ecx edx)  
(eax ebx ecx edi edx)  
(ebx ecx edi edx esi x)  
(eax ebx ecx edi edx esi x)  
(eax ecx edi edx esi x)  
(eax edi edx esi x)  
(eax edi esi x)  
(eax esi x)  
(eax x)  
()
```


Liveness

in

```
1: :imp          ()  
2: (eax <- 7)  ()  
3: (ebx <- 7)  (eax)  
4: (ecx <- 7)  (eax ebx)  
5: (edx <- 7)  (eax ebx ecx)  
6: (edi <- 7)  (eax ebx ecx edx)  
7: (esi <- 7)  (eax ebx ecx edi edx)  
8: (x <- eax)  (eax ebx ecx edi edx esi)  
9: (x += ebx)  (eax ebx ecx edi edx esi x)  
10: (x += ebx) (eax ebx ecx edi edx esi x)  
11: (x += ecx) (eax ecx edi edx esi x)  
12: (x += edx) (eax edi edx esi x)  
13: (x += edi) (eax edi esi x)  
14: (x += esi) (eax esi x)  
15: (x += eax) (eax x)
```

out

```
()  
(eax)  
(eax ebx)  
(eax ebx ecx)  
(eax ebx ecx edx)  
(eax ebx ecx edi edx)  
(eax ebx ecx edi edx esi)  
(eax ebx ecx edi edx esi x)  
(eax ebx ecx edi edx esi x)  
(eax ecx edi edx esi x)  
(eax edi edx esi x)  
(eax edi esi x)  
(eax esi x)  
(eax x)  
()
```



Spilled Liveness

	in	out
1: :imp	0	0
2: (eax <- 7)	0	0
3: (ebx <- 7)	0	0
4: (ecx <- 7)	0	0
5: (edx <- 7)	0	0
6: (edi <- 7)	0	0
7: (esi <- 7)	0	0
8: ((mem ebp -4) <- eax)	0	0
9: (s0 <- (mem ebp -4))	0	0
10: (s0 += ebx)	0	0
11: ((mem ebp -4) <- s0)	0	0
12: (s1 <- (mem ebp -4))	0	0
13: (s1 += ebx)	0	0
14: ((mem ebp -4) <- s1)	0	0
15: (s2 <- (mem ebp -4))	0	0
16: (s2 += ecx)	0	0
17: ((mem ebp -4) <- s2)	0	0
18: (s3 <- (mem ebp -4))	0	0
19: (s3 += edx)	0	0
20: ((mem ebp -4) <- s3)	0	0
21: (s4 <- (mem ebp -4))	0	0
22: (s4 += edi)	0	0
23: ((mem ebp -4) <- s4)	0	0
24: (s5 <- (mem ebp -4))	0	0
25: (s5 += esi)	0	0
26: ((mem ebp -4) <- s5)	0	0
27: (s6 <- (mem ebp -4))	0	0
28: (s6 += eax)	0	0
29: ((mem ebp -4) <- s6)	0	0

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	()	()
5: (edx <- 7)	()	()
6: (edi <- 7)	()	()
7: (esi <- 7)	()	()
8: ((mem ebp -4) <- eax)	(eax ebp)	()
9: (s0 <- (mem ebp -4))	(ebp)	()
10: (s0 += ebx)	(ebx s0)	()
11: ((mem ebp -4) <- s0)	(ebp s0)	()
12: (s1 <- (mem ebp -4))	(ebp)	()
13: (s1 += ebx)	(ebx s1)	()
14: ((mem ebp -4) <- s1)	(ebp s1)	()
15: (s2 <- (mem ebp -4))	(ebp)	()
16: (s2 += ecx)	(ecx s2)	()
17: ((mem ebp -4) <- s2)	(ebp s2)	()
18: (s3 <- (mem ebp -4))	(ebp)	()
19: (s3 += edx)	(edx s3)	()
20: ((mem ebp -4) <- s3)	(ebp s3)	()
21: (s4 <- (mem ebp -4))	(ebp)	()
22: (s4 += edi)	(edi s4)	()
23: ((mem ebp -4) <- s4)	(ebp s4)	()
24: (s5 <- (mem ebp -4))	(ebp)	()
25: (s5 += esi)	(esi s5)	()
26: ((mem ebp -4) <- s5)	(ebp s5)	()
27: (s6 <- (mem ebp -4))	(ebp)	()
28: (s6 += eax)	(eax s6)	()
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	()	()
5: (edx <- 7)	()	()
6: (edi <- 7)	()	()
7: (esi <- 7)	()	(eax ebp)
8: ((mem ebp -4) <- eax)	(eax ebp)	(ebp)
9: (s0 <- (mem ebp -4))	(ebp)	(ebx s0)
10: (s0 += ebx)	(ebx s0)	(ebp s0)
11: ((mem ebp -4) <- s0)	(ebp s0)	(ebp)
12: (s1 <- (mem ebp -4))	(ebp)	(ebx s1)
13: (s1 += ebx)	(ebx s1)	(ebp s1)
14: ((mem ebp -4) <- s1)	(ebp s1)	(ebp)
15: (s2 <- (mem ebp -4))	(ebp)	(ecx s2)
16: (s2 += ecx)	(ecx s2)	(ebp s2)
17: ((mem ebp -4) <- s2)	(ebp s2)	(ebp)
18: (s3 <- (mem ebp -4))	(ebp)	(edx s3)
19: (s3 += edx)	(edx s3)	(ebp s3)
20: ((mem ebp -4) <- s3)	(ebp s3)	(ebp)
21: (s4 <- (mem ebp -4))	(ebp)	(edi s4)
22: (s4 += edi)	(edi s4)	(ebp s4)
23: ((mem ebp -4) <- s4)	(ebp s4)	(ebp)
24: (s5 <- (mem ebp -4))	(ebp)	(esi s5)
25: (s5 += esi)	(esi s5)	(ebp s5)
26: ((mem ebp -4) <- s5)	(ebp s5)	(ebp)
27: (s6 <- (mem ebp -4))	(ebp)	(eax s6)
28: (s6 += eax)	(eax s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	()	()
5: (edx <- 7)	()	()
6: (edi <- 7)	()	()
7: (esi <- 7)	(eax ebp)	(eax ebp)
8: ((mem ebp -4) <- eax)	(eax ebp)	(ebp)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp s0)
11: ((mem ebp -4) <- s0)	(ebp s0)	(ebp)
12: (s1 <- (mem ebp -4))	(ebp ebx)	(ebx s1)
13: (s1 += ebx)	(ebp ebx s1)	(ebp s1)
14: ((mem ebp -4) <- s1)	(ebp s1)	(ebp)
15: (s2 <- (mem ebp -4))	(ebp ecx)	(ecx s2)
16: (s2 += ecx)	(ebp ecx s2)	(ebp s2)
17: ((mem ebp -4) <- s2)	(ebp s2)	(ebp)
18: (s3 <- (mem ebp -4))	(ebp edx)	(edx s3)
19: (s3 += edx)	(ebp edx s3)	(ebp s3)
20: ((mem ebp -4) <- s3)	(ebp s3)	(ebp)
21: (s4 <- (mem ebp -4))	(ebp edi)	(edi s4)
22: (s4 += edi)	(ebp edi s4)	(ebp s4)
23: ((mem ebp -4) <- s4)	(ebp s4)	(ebp)
24: (s5 <- (mem ebp -4))	(ebp esi)	(esi s5)
25: (s5 += esi)	(ebp esi s5)	(ebp s5)
26: ((mem ebp -4) <- s5)	(ebp s5)	(ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	()	()
5: (edx <- 7)	()	()
6: (edi <- 7)	()	(eax ebp)
7: (esi <- 7)	(eax ebp)	(eax ebp)
8: ((mem ebp -4) <- eax)	(eax ebp)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp s0)
11: ((mem ebp -4) <- s0)	(ebp s0)	(ebp ebx)
12: (s1 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s1)
13: (s1 += ebx)	(ebp ebx s1)	(ebp s1)
14: ((mem ebp -4) <- s1)	(ebp s1)	(ebp ecx)
15: (s2 <- (mem ebp -4))	(ebp ecx)	(ebp ecx s2)
16: (s2 += ecx)	(ebp ecx s2)	(ebp s2)
17: ((mem ebp -4) <- s2)	(ebp s2)	(ebp edx)
18: (s3 <- (mem ebp -4))	(ebp edx)	(ebp edx s3)
19: (s3 += edx)	(ebp edx s3)	(ebp s3)
20: ((mem ebp -4) <- s3)	(ebp s3)	(ebp edi)
21: (s4 <- (mem ebp -4))	(ebp edi)	(ebp edi s4)
22: (s4 += edi)	(ebp edi s4)	(ebp s4)
23: ((mem ebp -4) <- s4)	(ebp s4)	(ebp esi)
24: (s5 <- (mem ebp -4))	(ebp esi)	(ebp esi s5)
25: (s5 += esi)	(ebp esi s5)	(ebp s5)
26: ((mem ebp -4) <- s5)	(ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	()	()
5: (edx <- 7)	()	()
6: (edi <- 7)	(eax ebp)	(eax ebp)
7: (esi <- 7)	(eax ebp)	(eax ebp)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp s0)
11: ((mem ebp -4) <- s0)	(ebp ebx s0)	(ebp ebx)
12: (s1 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s1)
13: (s1 += ebx)	(ebp ebx s1)	(ebp s1)
14: ((mem ebp -4) <- s1)	(ebp ecx s1)	(ebp ecx)
15: (s2 <- (mem ebp -4))	(ebp ecx)	(ebp ecx s2)
16: (s2 += ecx)	(ebp ecx s2)	(ebp s2)
17: ((mem ebp -4) <- s2)	(ebp edx s2)	(ebp edx)
18: (s3 <- (mem ebp -4))	(ebp edx)	(ebp edx s3)
19: (s3 += edx)	(ebp edx s3)	(ebp s3)
20: ((mem ebp -4) <- s3)	(ebp edi s3)	(ebp edi)
21: (s4 <- (mem ebp -4))	(ebp edi)	(ebp edi s4)
22: (s4 += edi)	(ebp edi s4)	(ebp s4)
23: ((mem ebp -4) <- s4)	(ebp esi s4)	(ebp esi)
24: (s5 <- (mem ebp -4))	(ebp esi)	(ebp esi s5)
25: (s5 += esi)	(ebp esi s5)	(ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	()	()
5: (edx <- 7)	()	(eax ebp)
6: (edi <- 7)	(eax ebp)	(eax ebp)
7: (esi <- 7)	(eax ebp)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp ebx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx s0)	(ebp ebx)
12: (s1 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s1)
13: (s1 += ebx)	(ebp ebx s1)	(ebp ecx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx s1)	(ebp ecx)
15: (s2 <- (mem ebp -4))	(ebp ecx)	(ebp ecx s2)
16: (s2 += ecx)	(ebp ecx s2)	(ebp edx s2)
17: ((mem ebp -4) <- s2)	(ebp edx s2)	(ebp edx)
18: (s3 <- (mem ebp -4))	(ebp edx)	(ebp edx s3)
19: (s3 += edx)	(ebp edx s3)	(ebp edi s3)
20: ((mem ebp -4) <- s3)	(ebp edi s3)	(ebp edi)
21: (s4 <- (mem ebp -4))	(ebp edi)	(ebp edi s4)
22: (s4 += edi)	(ebp edi s4)	(ebp esi s4)
23: ((mem ebp -4) <- s4)	(ebp esi s4)	(ebp esi)
24: (s5 <- (mem ebp -4))	(ebp esi)	(ebp esi s5)
25: (s5 += esi)	(ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	()	()
5: (edx <- 7)	(eax ebp)	(eax ebp)
6: (edi <- 7)	(eax ebp)	(eax ebp)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp ebx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx s0)	(ebp ebx)
12: (s1 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s1)
13: (s1 += ebx)	(ebp ebx ecx s1)	(ebp ecx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx s1)	(ebp ecx)
15: (s2 <- (mem ebp -4))	(ebp ecx)	(ebp ecx s2)
16: (s2 += ecx)	(ebp ecx edx s2)	(ebp edx s2)
17: ((mem ebp -4) <- s2)	(ebp edx s2)	(ebp edx)
18: (s3 <- (mem ebp -4))	(ebp edx)	(ebp edx s3)
19: (s3 += edx)	(ebp edi edx s3)	(ebp edi s3)
20: ((mem ebp -4) <- s3)	(ebp edi s3)	(ebp edi)
21: (s4 <- (mem ebp -4))	(ebp edi)	(ebp edi s4)
22: (s4 += edi)	(ebp edi esi s4)	(ebp esi s4)
23: ((mem ebp -4) <- s4)	(ebp esi s4)	(ebp esi)
24: (s5 <- (mem ebp -4))	(ebp esi)	(ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	()	(eax ebp)
5: (edx <- 7)	(eax ebp)	(eax ebp)
6: (edi <- 7)	(eax ebp)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp ebx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx s0)	(ebp ebx)
12: (s1 <- (mem ebp -4))	(ebp ebx)	(ebp ebx ecx s1)
13: (s1 += ebx)	(ebp ebx ecx s1)	(ebp ecx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx s1)	(ebp ecx)
15: (s2 <- (mem ebp -4))	(ebp ecx)	(ebp ecx edx s2)
16: (s2 += ecx)	(ebp ecx edx s2)	(ebp edx s2)
17: ((mem ebp -4) <- s2)	(ebp edx s2)	(ebp edx)
18: (s3 <- (mem ebp -4))	(ebp edx)	(ebp edi edx s3)
19: (s3 += edx)	(ebp edi edx s3)	(ebp edi s3)
20: ((mem ebp -4) <- s3)	(ebp edi s3)	(ebp edi)
21: (s4 <- (mem ebp -4))	(ebp edi)	(ebp edi esi s4)
22: (s4 += edi)	(ebp edi esi s4)	(ebp esi s4)
23: ((mem ebp -4) <- s4)	(ebp esi s4)	(ebp esi)
24: (s5 <- (mem ebp -4))	(ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	()
4: (ecx <- 7)	(eax ebp)	(eax ebp)
5: (edx <- 7)	(eax ebp)	(eax ebp)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp ebx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx s0)	(ebp ebx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s1)
13: (s1 += ebx)	(ebp ebx ecx s1)	(ebp ecx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx s1)	(ebp ecx)
15: (s2 <- (mem ebp -4))	(ebp ecx edx)	(ebp ecx edx s2)
16: (s2 += ecx)	(ebp ecx edx s2)	(ebp edx s2)
17: ((mem ebp -4) <- s2)	(ebp edx s2)	(ebp edx)
18: (s3 <- (mem ebp -4))	(ebp edi edx)	(ebp edi edx s3)
19: (s3 += edx)	(ebp edi edx s3)	(ebp edi s3)
20: ((mem ebp -4) <- s3)	(ebp edi s3)	(ebp edi)
21: (s4 <- (mem ebp -4))	(ebp edi esi)	(ebp edi esi s4)
22: (s4 += edi)	(ebp edi esi s4)	(ebp esi s4)
23: ((mem ebp -4) <- s4)	(ebp esi s4)	(ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	()	(eax ebp)
4: (ecx <- 7)	(eax ebp)	(eax ebp)
5: (edx <- 7)	(eax ebp)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp ebx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx s0)	(ebp ebx ecx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s1)
13: (s1 += ebx)	(ebp ebx ecx s1)	(ebp ecx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx s1)	(ebp ecx edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edx)	(ebp ecx edx s2)
16: (s2 += ecx)	(ebp ecx edx s2)	(ebp edx s2)
17: ((mem ebp -4) <- s2)	(ebp edx s2)	(ebp edi edx)
18: (s3 <- (mem ebp -4))	(ebp edi edx)	(ebp edi edx s3)
19: (s3 += edx)	(ebp edi edx s3)	(ebp edi s3)
20: ((mem ebp -4) <- s3)	(ebp edi s3)	(ebp edi esi)
21: (s4 <- (mem ebp -4))	(ebp edi esi)	(ebp edi esi s4)
22: (s4 += edi)	(ebp edi esi s4)	(ebp esi s4)
23: ((mem ebp -4) <- s4)	(ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	()
3: (ebx <- 7)	(eax ebp)	(eax ebp)
4: (ecx <- 7)	(eax ebp)	(eax ebp)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp ebx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx s0)	(ebp ebx ecx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s1)
13: (s1 += ebx)	(ebp ebx ecx s1)	(ebp ecx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edx s1)	(ebp ecx edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edx)	(ebp ecx edx s2)
16: (s2 += ecx)	(ebp ecx edx s2)	(ebp edx s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx s2)	(ebp edi edx)
18: (s3 <- (mem ebp -4))	(ebp edi edx)	(ebp edi edx s3)
19: (s3 += edx)	(ebp edi edx s3)	(ebp edi s3)
20: ((mem ebp -4) <- s3)	(ebp edi esi s3)	(ebp edi esi)
21: (s4 <- (mem ebp -4))	(ebp edi esi)	(ebp edi esi s4)
22: (s4 += edi)	(ebp edi esi s4)	(ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	()	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp)
4: (ecx <- 7)	(eax ebp)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx s0)	(ebp ebx ecx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx s0)	(ebp ebx ecx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s1)
13: (s1 += ebx)	(ebp ebx ecx s1)	(ebp ecx edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edx s1)	(ebp ecx edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edx)	(ebp ecx edx s2)
16: (s2 += ecx)	(ebp ecx edx s2)	(ebp edi edx s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx s2)	(ebp edi edx)
18: (s3 <- (mem ebp -4))	(ebp edi edx)	(ebp edi edx s3)
19: (s3 += edx)	(ebp edi edx s3)	(ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(ebp edi esi s3)	(ebp edi esi)
21: (s4 <- (mem ebp -4))	(ebp edi esi)	(ebp edi esi s4)
22: (s4 += edi)	(ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	()
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx s0)
10: (s0 += ebx)	(ebp ebx ecx s0)	(ebp ebx ecx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx s0)	(ebp ebx ecx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s1)
13: (s1 += ebx)	(ebp ebx ecx edx s1)	(ebp ecx edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edx s1)	(ebp ecx edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edx)	(ebp ecx edx s2)
16: (s2 += ecx)	(ebp ecx edi edx s2)	(ebp edi edx s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx s2)	(ebp edi edx)
18: (s3 <- (mem ebp -4))	(ebp edi edx)	(ebp edi edx s3)
19: (s3 += edx)	(ebp edi edx esi s3)	(ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(ebp edi esi s3)	(ebp edi esi)
21: (s4 <- (mem ebp -4))	(ebp edi esi)	(ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	()	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx)	(ebp ebx ecx s0)
10: (s0 += ebx)	(ebp ebx ecx s0)	(ebp ebx ecx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx s0)	(ebp ebx ecx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx edx s1)
13: (s1 += ebx)	(ebp ebx ecx edx s1)	(ebp ecx edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edx s1)	(ebp ecx edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edx)	(ebp ecx edi edx s2)
16: (s2 += ecx)	(ebp ecx edi edx s2)	(ebp edi edx s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx s2)	(ebp edi edx)
18: (s3 <- (mem ebp -4))	(ebp edi edx)	(ebp edi edx esi s3)
19: (s3 += edx)	(ebp edi edx esi s3)	(ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(ebp edi esi s3)	(ebp edi esi)
21: (s4 <- (mem ebp -4))	(ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s0)
10: (s0 += ebx)	(ebp ebx ecx s0)	(ebp ebx ecx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx s0)	(ebp ebx ecx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s1)
13: (s1 += ebx)	(ebp ebx ecx edx s1)	(ebp ecx edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edx s1)	(ebp ecx edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx)	(ebp ecx edi edx s2)
16: (s2 += ecx)	(ebp ecx edi edx s2)	(ebp edi edx s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx s2)	(ebp edi edx)
18: (s3 <- (mem ebp -4))	(ebp edi edx esi)	(ebp edi edx esi s3)
19: (s3 += edx)	(ebp edi edx esi s3)	(ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(ebp edi esi s3)	(ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx)	(ebp ebx ecx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s0)
10: (s0 += ebx)	(ebp ebx ecx s0)	(ebp ebx ecx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx s0)	(ebp ebx ecx edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s1)
13: (s1 += ebx)	(ebp ebx ecx edx s1)	(ebp ecx edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edx s1)	(ebp ecx edi edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx)	(ebp ecx edi edx s2)
16: (s2 += ecx)	(ebp ecx edi edx s2)	(ebp edi edx s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx s2)	(ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(ebp edi edx esi)	(ebp edi edx esi s3)
19: (s3 += edx)	(ebp edi edx esi s3)	(ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx)	(ebp ebx ecx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s0)
10: (s0 += ebx)	(ebp ebx ecx s0)	(ebp ebx ecx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s1)
13: (s1 += ebx)	(ebp ebx ecx edx s1)	(ebp ecx edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx s1)	(ebp ecx edi edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx)	(ebp ecx edi edx s2)
16: (s2 += ecx)	(ebp ecx edi edx s2)	(ebp edi edx s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx esi s2)	(ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(ebp edi edx esi)	(ebp edi edx esi s3)
19: (s3 += edx)	(ebp edi edx esi s3)	(ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx)	(ebp ebx ecx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s0)
10: (s0 += ebx)	(ebp ebx ecx s0)	(ebp ebx ecx edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s1)
13: (s1 += ebx)	(ebp ebx ecx edx s1)	(ebp ecx edi edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx s1)	(ebp ecx edi edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx)	(ebp ecx edi edx s2)
16: (s2 += ecx)	(ebp ecx edi edx s2)	(ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx esi s2)	(ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(ebp edi edx esi)	(ebp edi edx esi s3)
19: (s3 += edx)	(ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx)
7: (esi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx)	(ebp ebx ecx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx s0)
10: (s0 += ebx)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx s1)	(ebp ecx edi edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx s1)	(ebp ecx edi edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx)	(ebp ecx edi edx s2)
16: (s2 += ecx)	(ebp ecx edi edx esi s2)	(ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx esi s2)	(ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(ebp edi edx esi)	(ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
7: (esi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx)	(ebp ebx ecx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx)	(ebp ebx ecx edx s0)
10: (s0 += ebx)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edi edx s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx s1)	(ebp ecx edi edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx s1)	(ebp ecx edi edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx)	(ebp ecx edi edx esi s2)
16: (s2 += ecx)	(ebp ecx edi edx esi s2)	(ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx esi s2)	(ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx)
6: (edi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
7: (esi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx)	(ebp ebx ecx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s0)
10: (s0 += ebx)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx s1)	(ebp ecx edi edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx s1)	(ebp ecx edi edx)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx esi)	(ebp ecx edi edx esi s2)
16: (s2 += ecx)	(ebp ecx edi edx esi s2)	(ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx esi s2)	(ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
6: (edi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
7: (esi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx)	(ebp ebx ecx edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s0)
10: (s0 += ebx)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edx s0)	(ebp ebx ecx edi edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx s1)	(ebp ecx edi edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx s1)	(ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx esi)	(ebp ecx edi edx esi s2)
16: (s2 += ecx)	(ebp ecx edi edx esi s2)	(ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
6: (edi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
7: (esi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edx)	(ebp ebx ecx edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s0)
10: (s0 += ebx)	(ebp ebx ecx edx s0)	(ebp ebx ecx edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx s1)	(ebp ecx edi edx s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx esi s1)	(ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx esi)	(ebp ecx edi edx esi s2)
16: (s2 += ecx)	(ebp ecx edi edx esi s2)	(ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
6: (edi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
7: (esi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edx)	(ebp ebx ecx edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s0)
10: (s0 += ebx)	(ebp ebx ecx edx s0)	(ebp ebx ecx edi edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx s1)	(ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx esi s1)	(ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx esi)	(ebp ecx edi edx esi s2)
16: (s2 += ecx)	(ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
6: (edi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
7: (esi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edx)	(ebp ebx ecx edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edx s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx esi s1)	(ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx esi s1)	(ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx esi)	(ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
6: (edi <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
7: (esi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edx)	(ebp ebx ecx edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edx)	(ebp ebx ecx edi edx s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx esi s1)	(ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx esi s1)	(ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
7: (esi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edx)	(ebp ebx ecx edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx esi s1)	(ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx esi s1)	(ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
7: (esi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edx)	(ebp ebx ecx edi edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx s0)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx esi s1)	(ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
7: (esi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx)	(ebp ebx ecx edi edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(ebp ebx ecx edi edx esi s1)	(ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: <code>:imp</code>	(ebp)	(ebp)
2: <code>(eax <- 7)</code>	(ebp)	(eax ebp)
3: <code>(ebx <- 7)</code>	(eax ebp)	(eax ebp ebx)
4: <code>(ecx <- 7)</code>	(eax ebp ebx)	(eax ebp ebx ecx)
5: <code>(edx <- 7)</code>	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: <code>(edi <- 7)</code>	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
7: <code>(esi <- 7)</code>	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
8: <code>((mem ebp -4) <- eax)</code>	(eax ebp ebx ecx edi edx)	(ebp ebx ecx edi edx)
9: <code>(s0 <- (mem ebp -4))</code>	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s0)
10: <code>(s0 += ebx)</code>	(ebp ebx ecx edi edx s0)	(ebp ebx ecx edi edx esi s0)
11: <code>((mem ebp -4) <- s0)</code>	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi)
12: <code>(s1 <- (mem ebp -4))</code>	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s1)
13: <code>(s1 += ebx)</code>	(ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: <code>((mem ebp -4) <- s1)</code>	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: <code>(s2 <- (mem ebp -4))</code>	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: <code>(s2 += ecx)</code>	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: <code>((mem ebp -4) <- s2)</code>	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: <code>(s3 <- (mem ebp -4))</code>	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: <code>(s3 += edx)</code>	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: <code>((mem ebp -4) <- s3)</code>	(eax ebp edi esi s3)	(eax ebp edi esi)
21: <code>(s4 <- (mem ebp -4))</code>	(eax ebp edi esi)	(eax ebp edi esi s4)
22: <code>(s4 += edi)</code>	(eax ebp edi esi s4)	(eax ebp esi s4)
23: <code>((mem ebp -4) <- s4)</code>	(eax ebp esi s4)	(eax ebp esi)
24: <code>(s5 <- (mem ebp -4))</code>	(eax ebp esi)	(eax ebp esi s5)
25: <code>(s5 += esi)</code>	(eax ebp esi s5)	(eax ebp s5)
26: <code>((mem ebp -4) <- s5)</code>	(eax ebp s5)	(eax ebp)
27: <code>(s6 <- (mem ebp -4))</code>	(eax ebp)	(eax ebp s6)
28: <code>(s6 += eax)</code>	(eax ebp s6)	(ebp s6)
29: <code>((mem ebp -4) <- s6)</code>	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edx)
7: (esi <- 7)	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx)	(ebp ebx ecx edi edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
7: (esi <- 7)	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx)	(ebp ebx ecx edi edx)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx)	(ebp ebx ecx edi edx esi s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: <code>:imp</code>	(ebp)	(ebp)
2: <code>(eax <- 7)</code>	(ebp)	(eax ebp)
3: <code>(ebx <- 7)</code>	(eax ebp)	(eax ebp ebx)
4: <code>(ecx <- 7)</code>	(eax ebp ebx)	(eax ebp ebx ecx)
5: <code>(edx <- 7)</code>	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: <code>(edi <- 7)</code>	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
7: <code>(esi <- 7)</code>	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx)
8: <code>((mem ebp -4) <- eax)</code>	(eax ebp ebx ecx edi edx)	(ebp ebx ecx edi edx)
9: <code>(s0 <- (mem ebp -4))</code>	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s0)
10: <code>(s0 += ebx)</code>	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi s0)
11: <code>((mem ebp -4) <- s0)</code>	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi)
12: <code>(s1 <- (mem ebp -4))</code>	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s1)
13: <code>(s1 += ebx)</code>	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: <code>((mem ebp -4) <- s1)</code>	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: <code>(s2 <- (mem ebp -4))</code>	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: <code>(s2 += ecx)</code>	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: <code>((mem ebp -4) <- s2)</code>	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: <code>(s3 <- (mem ebp -4))</code>	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: <code>(s3 += edx)</code>	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: <code>((mem ebp -4) <- s3)</code>	(eax ebp edi esi s3)	(eax ebp edi esi)
21: <code>(s4 <- (mem ebp -4))</code>	(eax ebp edi esi)	(eax ebp edi esi s4)
22: <code>(s4 += edi)</code>	(eax ebp edi esi s4)	(eax ebp esi s4)
23: <code>((mem ebp -4) <- s4)</code>	(eax ebp esi s4)	(eax ebp esi)
24: <code>(s5 <- (mem ebp -4))</code>	(eax ebp esi)	(eax ebp esi s5)
25: <code>(s5 += esi)</code>	(eax ebp esi s5)	(eax ebp s5)
26: <code>((mem ebp -4) <- s5)</code>	(eax ebp s5)	(eax ebp)
27: <code>(s6 <- (mem ebp -4))</code>	(eax ebp)	(eax ebp s6)
28: <code>(s6 += eax)</code>	(eax ebp s6)	(ebp s6)
29: <code>((mem ebp -4) <- s6)</code>	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
7: (esi <- 7)	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx)	(ebp ebx ecx edi edx esi)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi s0)
11: ((mem ebp -4) <- s0)	(ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
7: (esi <- 7)	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx esi s0)	(ebp ebx ecx edi edx esi s0)
11: ((mem ebp -4) <- s0)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
7: (esi <- 7)	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx esi)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s0)
10: (s0 += ebx)	(ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi s0)
11: ((mem ebp -4) <- s0)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
7: (esi <- 7)	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx esi)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi s0)
10: (s0 += ebx)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi s0)
11: ((mem ebp -4) <- s0)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
7: (esi <- 7)	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx esi)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi)
9: (s0 <- (mem ebp -4))	(ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s0)
10: (s0 += ebx)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi s0)
11: ((mem ebp -4) <- s0)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
7: (esi <- 7)	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx esi)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx esi)	(ebp ebx ecx edi edx esi)
9: (s0 <- (mem ebp -4))	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s0)
10: (s0 += ebx)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi s0)
11: ((mem ebp -4) <- s0)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

Spilled Liveness

	in	out
1: :imp	(ebp)	(ebp)
2: (eax <- 7)	(ebp)	(eax ebp)
3: (ebx <- 7)	(eax ebp)	(eax ebp ebx)
4: (ecx <- 7)	(eax ebp ebx)	(eax ebp ebx ecx)
5: (edx <- 7)	(eax ebp ebx ecx)	(eax ebp ebx ecx edx)
6: (edi <- 7)	(eax ebp ebx ecx edx)	(eax ebp ebx ecx edi edx)
7: (esi <- 7)	(eax ebp ebx ecx edi edx)	(eax ebp ebx ecx edi edx esi)
8: ((mem ebp -4) <- eax)	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi)
9: (s0 <- (mem ebp -4))	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s0)
10: (s0 += ebx)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi s0)
11: ((mem ebp -4) <- s0)	(eax ebp ebx ecx edi edx esi s0)	(eax ebp ebx ecx edi edx esi)
12: (s1 <- (mem ebp -4))	(eax ebp ebx ecx edi edx esi)	(eax ebp ebx ecx edi edx esi s1)
13: (s1 += ebx)	(eax ebp ebx ecx edi edx esi s1)	(eax ebp ecx edi edx esi s1)
14: ((mem ebp -4) <- s1)	(eax ebp ecx edi edx esi s1)	(eax ebp ecx edi edx esi)
15: (s2 <- (mem ebp -4))	(eax ebp ecx edi edx esi)	(eax ebp ecx edi edx esi s2)
16: (s2 += ecx)	(eax ebp ecx edi edx esi s2)	(eax ebp edi edx esi s2)
17: ((mem ebp -4) <- s2)	(eax ebp edi edx esi s2)	(eax ebp edi edx esi)
18: (s3 <- (mem ebp -4))	(eax ebp edi edx esi)	(eax ebp edi edx esi s3)
19: (s3 += edx)	(eax ebp edi edx esi s3)	(eax ebp edi esi s3)
20: ((mem ebp -4) <- s3)	(eax ebp edi esi s3)	(eax ebp edi esi)
21: (s4 <- (mem ebp -4))	(eax ebp edi esi)	(eax ebp edi esi s4)
22: (s4 += edi)	(eax ebp edi esi s4)	(eax ebp esi s4)
23: ((mem ebp -4) <- s4)	(eax ebp esi s4)	(eax ebp esi)
24: (s5 <- (mem ebp -4))	(eax ebp esi)	(eax ebp esi s5)
25: (s5 += esi)	(eax ebp esi s5)	(eax ebp s5)
26: ((mem ebp -4) <- s5)	(eax ebp s5)	(eax ebp)
27: (s6 <- (mem ebp -4))	(eax ebp)	(eax ebp s6)
28: (s6 += eax)	(eax ebp s6)	(ebp s6)
29: ((mem ebp -4) <- s6)	(ebp s6)	()

